ABSTRACT In this paper, a modified three-phase two-level voltage source inverter is proposed. By combining the conventional three-phase H-bridge inverter with a switched-capacitor-voltage-doubler network, the DC-link voltage of the proposed inverter is double with respect to the input DC voltage. As a result, the output voltage of the proposed inverter can be higher than the input DC voltage. Furthermore, a commonmode voltage (CMV) of the proposed inverter can be reduced through controlling the two additional switches based on the space vector pulse-width modulation. Compared to the existing modulations and topologies, the variation in CMV can only be up to 16.6% of DC-link voltage. Furthermore, the voltage stress across additional switches and diodes is equal to half of DC-link voltage. Mathematical analysis, operating principles, and comparison of the proposed three-phase two-level voltage source inverter with the conventional three-phase voltage source inverters are presented. The simulation results based on PLECS software verify a good performance of the proposed inverter. Finally, a laboratory prototype based on a TMS320F280049 DSP is developed and experimental tests are carried out to validate the effectiveness of the proposed three-phase inverter topology.
I. INTRODUCTION
The conventional three-phase two-level voltage source inverters (VSIs) have been typically used in various industrial applications such as distributed power systems and ac motor drive systems [1] - [5] . However, the common-mode voltage (CMV) with high frequency and amplitude produced by the conventional VSIs causes a variety of unwanted issues from electromagnetic interference (EMI) emissions to ground leakage and bearing currents [6] - [12] . To solve the CMV problems in the conventional VSIs, a lot of constructive solutions have been discussed in the previous works such as improving system topology and PWM modulation techniques
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as well as installing EMI filters [13] - [17] . A passive EMI filter which utilizes RLC networks to damping out the highfrequency leakage current because of the grounded motor frame and the grounded heat sink was discussed in [13] . To compensate for variations of the CMV, an active commonmode filter has been introduced in [15] by combining the H-bridge circuit with the common-mode transformer. However, these filter topologies have demerits of being complex or bulky. calculated as the average of the voltages between the nodes A-N, B-N, and C-N and is given by:
where the point ''N '' defines the negative input DC source, while V AN , V BN , and V CN are three-phase voltages indicated in Fig. 1 . Because of eight switching states in the conventional VSIs, the different values of CMV are generated. As presented in Table 1 , it can be noted that the CMV varies from V PN /3 to 2V PN /3 during active states as well as V PN and 0 in zero states (state 0 and state 7). As a result, the CMV varies widely from 0 to V PN . Based on Table 1 , we can see that the peak value of CMV can be suppressed by avoiding using zero states. With the active zero-state PWM strategies (AZSPWM) as discussed in [18] - [21] , zero vectors were replaced by two opposite active vectors with the same time as zero vector. The selection of these vectors based on the region of the reference voltage vector. Therefore, AZSPWM strategies use a group of four active vectors to synthesize the output voltage vector. As a result, the CMV varies from V PN /3 to 2V PN /3 (33.3% of V PN ). The voltage linearity characteristics of AZSPWM strategies is the same as that of the conventional space vector PWM (SVPWM) and discontinuous PWM (DPWM) strategies. Unlike AZSPWM strategies, the near state PWM (NSPWM) strategies [22] only used a group of three active vectors to synthesize the output voltage vector. Also, the CMV varies from V PN /3 to 2V PN /3 (33.3% of V PN ) like AZSPWM strategies. Furthermore, the current ripple of NSPWM strategy was lower than that of AZSPWM strategies. Compared to AZSPWM strategies, the switching losses in NSPWM strategy is reduced dramatically. However, the NSPWM strategy only operated linearly with modulation index (Mi = √ 3 V m /V PN ) in range of 0.66 to 1, where V m is the amplitude of reference voltage, and V PN is DC-link voltage. The remote state PWM (RSPWM) strategies which have been introduced in [23] used three odd active vectors or three even active vectors to synthesize the output voltage vector. The CMV was constant at V PN /3 or 2V PN /3 with the RSPWM1 and RSPWM2 strategies while CMV was constant every 60 o with the RSPWM3 strategy. However, the RSPWM strategies only operated linearly with Mi in range of 0 to 0.57. Hybrid SVPWM strategies were proposed in [24] to reduce both amplitude and frequency of CMV. The voltage linearity characteristics of hybrid SVPWM strategies is the same as that of the AZSPWM strategies. The CMV amplitude was reduced to V PN /3 and the CMV frequency was equal to three times of fundamental frequency. However, hybrid SVPWM strategies have demerits of being complex and the high switching loss.
On the other hand, various inverter topologies have been introduced for the CMV reduction. In [25] , a voltageclamping H8 topology which used two additional active switches and a voltage-clamping network to limit CMV was proposed. By controlling two additional active switches, the CMV did not change when entering and exiting the zero states. Therefore, the CMV varies from V PN /3 to 2V PN /3. However, using a voltage-clamping network increased the complexity and size of the system. In [26] , [27] , another H8 topology that only uses two additional active switches to reduce CMV was proposed. So, the volume of the system is reduced in comparison to the voltage-clamping H8 topology. By controlling two additional active switches to float the inverter from the DC voltage source in zero states, the variation in CMV is 33.3% of DC-link voltage. Amit Kumar Gupta et al. [28] introduced an improved H8 topology. The CMV during zero states in the improved H8 topology kept constant at 2V PN /5 while The CMV during active states varies from V PN /3 to 2V PN /3. A constant CMV can be achieved by zero-voltage-state rectifier (ZVR) topology [29] . However, the ZVR topology utilized more power switches. So, size/cost and loss of the system were increased.
Inspired by the previous researches, a three-phase switched-capacitor-voltage-doubler based boost inverter (SCVD-B 2 I) is discussed in this paper. The proposed VOLUME 7, 2019 structure is a combination of the conventional three-phase inverter and a voltage-doubler network. Unlike the previous solutions, The CMV in the proposed inverter only varies from V PN /6 to V PN /3 during active-vector states. Compared to [25] , the proposed topology uses a voltage-doubler network to reduce the CMV instead of a voltage-clamping network. So, the output voltage in the proposed inverter can be higher than the DC input voltage. Furthermore, the voltage stress across two additional switches and two additional diodes is only equal to half of DC-link voltage. Also, a comparison between the proposed SCVD-B 2 I and the previous solutions is performed to validate the performance of the proposed topology. Section II presents the proposed SCVD-B 2 I. The PWM strategies applied in the proposed topology are discussed in Section III. Simulation and experimental results are included in Section IV and Section V.
II. PROPOSED THREE-PHASE SWITCHED-CAPACITOR-VOLTAGE-DOUBLER BASED BOOST INVERTER (SCVD-B 2 I)
The schematic circuit of the proposed SCVD-B 2 I is indicated in Fig. 2 . A switched-capacitor-voltage-doubler (SCVD) network which includes two capacitors, two diodes, and two switches is inserted into between the dc input voltage source and the conventional H-bridge circuit. The common-mode loop model of the proposed SCVD-B 2 I is highlighted in Fig. 3 
The CMV (V CM ) of the proposed SCVD-B 2 I can be calculated as follows:
From (2), (3) and Table 1 , all the switching states and the corresponding CMV of the proposed SCVD-B 2 I are highlighted in Table 2 . We can see that the two capacitors (C a andC b ) are charged every switching period. So, in order to guarantee that the two capacitors voltage are the same as the input voltage, the high switching frequency is required.
Therefore, the DC-link voltage of SCVD-B 2 I is
From operating principles of the proposed SCVD-B 2 I, it can be noted that the CMV varies from V PN /6 to V PN /3 (16.6% of V PN ) during powering mode (odd active states and even active states). Besides, for the same input DC voltage, the DC-link voltage of the proposed SCVD-B 2 I is double of that of the conventional VSIs.
III. CONTROL STRATEGIES FOR SCVD-B 2 I TOPOLOGY
Based on characteristics CMV of the proposed SCVD-B 2 I, we can see that the CMV varies from V PN /6 to V PN /3 (16.6% of V PN ) during powering mode. Therefore, Some PWM Strategies for SCVD-B 2 I are discussed in this section.
A. DPWM STRATEGY FOR PROPOSED SCVD-B 2 I
For the conventional VSIs, the conventional DPWM method plays good performances in DC-link current ripple, THD of output current, voltage linearity, and switching losses. However, the conventional DPWM method performs poor characteristics CMV. Fig. 5 indicates DPWM strategy for the proposed SCVD-B 2 I. In the proposed SCVD-B 2 I, the DPWM strategy which avoids using one zero state (state 7) is applied VOLUME 7, 2019 into H-bridge circuit. Besides that, during even active states, the switch S a is turned off as well as the switch S b is turned on. During odd active states, the switch S a is turned on as well as the switch S b is turned off as shown in Fig. 4 (b) . This guarantees that the CMV only takes values of V PN /3, V PN /6 or 0. As highlighted in Fig. 5 (c) , CMV of the proposed SCVD-B 2 I is dramatically reduced with DPWM strategy. The variation of CMV is 33.3% of DC-link voltage like that in [25] - [28] . So, besides the inherent features of the VSIs under DPWM strategy such as low DC-link current ripple, low THD of output current, full modulation range (0 ≤ Mi≤ 1), and low switching losses, the proposed SCVD-B 2 I under DPWM strategy has additional merit of low variation in CMV.
B. ZERO-EVEN PWM (ZEPWM) STRATEGY FOR PROPOSED SCVD-B 2 I Fig. 6 presents the ZEPWM strategy for SCVD-B 2 I. As shown in Fig. 6 (a) , the ZEPWM strategy uses a group of two even active vectors and one zero vector to synthesize the output voltage vector. Besides that, during even active states, the switch S a is turned off as well as the switch S b is turned on. During zero state (State 0), the switch S a is turned on as well as the switch S b is turned off as shown in Fig. 6 (b) . This guarantees that the CMV only takes values of V PN /6 or 0. As highlighted in Fig. 6 (b) , the amplitude and high frequency of CMV of the proposed SCVD-B 2 I is dramatically reduced. The variation of CMV is 16.6% of DC-link voltage.
In sector 1 as shown in Fig. 6(a) , the three vector − → V 0 , − → V 2 and − → V 6 is used to synthesize the reference vector ( −→ V ref ). According to the volt-second balance principle, we get:
where T s is the switching period, T 0 , T 2 and T 6 are dwell times of − → V 0 , − → V 2 and − → V 6 , respectively. The time intervals of T 0 , T 2 and T 6 can be calculated as:
Similarly, in sector 2 as shown in Fig. 6 (a) , the three vector
Similarly, in sector 3 as shown in Fig. 6 (a) Dwell times of − → V 0 , − → V 4 and − → V 6 can be calculated as:
The ZEPWM strategy operates only linearly at low modulation index (Mi< 0.57). Fig. 7 presents the NSPWM strategy for SCVD-B 2 I. As shown in Fig. 7 (a) , the NSPWM strategy uses a group of three active vectors to synthesize the output voltage vector like the NSPWM strategy [22] for conventional VSIs. Besides, similar to DPWM strategy for SCVD-B 2 I, the switch S a is turned off as well as the switch S b is turned on during even active states. The switch S a is turned on as well as the switch S b is turned off during odd active states as shown in Fig. 7 (b) . As a result, the CMV only takes values of V PN /6 or V PN /3. As highlighted in Fig. 7 (b) , CMV of the proposed SCVD-B 2 I is dramatically reduced. The variation of CMV is 16.6% of DC-link voltage.
C. NEAR STATE PWM (NSPWM) STRATEGY FOR PROPOSED SCVD-B 2 I
Similar to the NSPWM strategy [22] for conventional VSIs, the NSPWM strategy for SCVD-B 2 I operates only linearly at high modulation index (Mi> 0.66). Table 3 highlights the comparison of the number of components, overall variation in CMV, input voltage and voltage linearity between the proposed SCVD-B 2 I and the recent three-phase topologies using different PWM strategies. Compared to the conventional VSIs, the proposed SCVD-B 2 I uses two more switches, two more diodes and two more capacitors as shown in Table 3 . Compared to the existing threephase inverter topologies under different PWM strategies, the required input of the proposed SCVD-B 2 I is lowest and half of that in the other topologies for the same DC-link voltage as presented in Table 3 . As a result, for the same input voltage, the output voltage of the proposed SCVD-B 2 I can be higher than that of the existing three-phase inverter topologies under different PWM strategies. The variation in CMV of the proposed SCVD-B 2 I under ZEPWM and NSPWM strategies is 16.6% of DC-link voltage while that of the conventional VSIs [20] , [22] , [23] and H8 topologies [25] - [28] is 33.3% of DC-link voltage. Compared to voltage-clamping H8 topology [25] , the proposed SCVD-B 2 I uses one less capacitor. Compared to modified H8 topology [26] , the proposed SCVD-B 2 I uses two more capacitors as shown in Table 3 . The variation in CMV of the ZVR topology [29] is lowest. However, the ZVR topology uses so many switches and diodes as highlighted in Table 3 .
IV. SIMULATION RESULTS
Simulations are established in PLECS software to verify the operating principle and the effectiveness of the proposed SCVD-B 2 I as shown in Fig. 2 . The main parameters of the proposed SCVD-B 2 I used for simulation are listed as follows: V g = 150 V, C a = C b = 220 µF. The switching frequency is 10 kHz. And, the fundamental frequency is 50 Hz First, an inductive load with R l = 50 and L l = 8 mH is considered to test the proposed SCVD-B 2 I. In this case, the output of inverter is filtered by an LC filter with L f = 3 mH and C f = 10 µF. Simulation waveforms of input voltage, DC-link voltage, line-to-line voltage, and output currents are illustrated in Fig. 8 . We can see that the DC-link voltage of the proposed SCVD-B 2 I under various PWM strategies is double of input DC voltage. As shown in Fig. 8 (a), Fig. 8 (c) and Fig. 8 (e) , the DC-link voltage of the proposed SCVD-B 2 I is stepped up to 300 V. As shown in Fig. 8 (a) and Fig. 8 (b) , the proposed SCVD-B 2 I under DPWM strategy produces unipolar output line-to-line voltage. The fundamental harmonic value of output line-to-line voltage is 240 V at modulation index, Mi = 0.8. The RMS value of output currents are 1.95 A as well as THD of output currents are about 0.4%.
Unlike DPWM strategy, the proposed SCVD-B 2 I under ZEPWM strategy produces bipolar output line-to-line voltage. As observed in Fig. 8 (c) , the output line-to-line voltage changes from +V PN to -V PN during interval time of sector 3. The fundamental harmonic value of output line-to-line voltage is 120 V at modulation index, Mi = 0.4.
The RMS value of output currents are 0.98 A as well as THD of output currents are about 0.7%. Similar to ZEPWM strategy, the proposed SCVD-B 2 I under NSPWM strategy also produces bipolar output line-to-line voltage. As observed in Fig. 8 (e) , the output line-to-line voltage changes from +V PN to −V PN during interval time of sector 3. The fundamental harmonic value of output line-to-line voltage is 270 V at modulation index, Mi = 0.9. The RMS value of output currents are 2.2 A as well as THD of output currents are about 0.9%. Fig. 9 (a) and Fig. 9 (b) , the magnitude of CMV of the proposed SCVD-B 2 I under DPWM strategy is equal to 100V, 98624 VOLUME 7, 2019 i.e., 33.3% V PN . A zoom version of The variation of CMV is highlighted in Fig. 9 (b) . We can see that the CMV during powering modes is 50 V or 100 V , and the CMV during freewheeling mode is 0 V as highlighted in Fig. 9 (b) .
The magnitude of CMV of the proposed SCVD-B 2 I under ZEPWM strategy is equal to 50V, i.e.,16.6%V PN . A zoom version of the variation of CMV is highlighted in Fig. 9 (d) . We can see that the CMV changes from 0V to 50V as highlighted in Fig. 9 (d) . The magnitude of CMV of the proposed SCVD-B 2 I under NSPWM strategy is equal to 50V, i.e.,16.6% V PN . A zoom version of the variation of CMV is highlighted in Fig. 9 (e) . Unlike ZEPWM strategy, we can see that the CMV of proposed SCVD-B 2 I under NSPWM strategy changes from 50 V to 100 V as highlighted in Fig. 9 (f) . in Fig. 11 (a) , the output current ripples of VSIs under DPWM method are very high because of high leakage current. THD of the output current is 11%. The magnitude of leakage current is 1.8 A.
With proposed SCVD-B 2 I, the magnitude of leakage current is limited due to the reduced CMV. As shown in Fig. 11 (b) , the output current ripples of proposed SCVD-B 2 I under DPWM method are reduced. THD of the output current is 5%. The magnitude of leakage current is significantly limited to 0.8 A. Similarly, the output current ripples of proposed SCVD-B 2 I under NSPWM method are significantly reduced as shown in Fig. 11 (c) . THD of the output current is 2.6%. The magnitude of leakage current is significantly limited to 0.49 A. Unlike DPWM method and NSPWM method, The ZEPWM method operates only linearly at low modulation index (Mi < 0.57). So, the input voltage for proposed SCVD-B 2 I under ZEPWM method is 300 V. As shown in Fig. 11 (d) , the output current ripples of proposed SCVD-B 2 I under DPWM method are high. THD of the output current is 8%. The magnitude of leakage current is significantly limited to 0.9 A. The leakage current of proposed SCVD-B 2 I under ZEPWM method is higher than that under NSPWM method because of operating at low modulation index.
V. EXPERIMENTAL RESULTS
A laboratory prototype of proposed SCVD-B 2 I has been constructed to prove the effectiveness of the proposed SCVD-B 2 I. Fig. 12 shows a photograph of the experimental setup. The parameters of the proposed SCVD-B 2 I used for the experiment are the same as those in the simulation. Due to VOLUME 7, 2019 FIGURE 12. Prototype photo of the proposed SCVD-B 2 I. limitation of laboratory, the inductive load is only used to verify the performance of the proposed SCVD-B 2 I. Fig. 13 shows the experimental results of input voltage, DC-link voltage, line-to-line voltage and output currents under various PWM strategies. As highlighted in Fig. 13 (a) , Fig. 13 (c) and Fig. 13 (e) , the DC-link voltage of the proposed SCVD-B 2 I is stepped up to 297 V from the input voltage of 150 V. As shown in Fig. 13 (a) , the proposed SCVD-B 2 I under DPWM strategy produces unipolar output line-to-line voltage. The fundamental harmonic value of output line-to-line voltage is 169 Vrms at modulation index, Mi = 0.8. The RMS value of output currents are 1.95 Arms as well as THD of output currents are about 0.9% as shown in Fig. 13 (b) . Under ZEPWM strategy, the proposed SCVD-B 2 I produces bipolar output line-to-line voltage. As observed in Fig. 13 (c) , during interval time of section 3, the output line-to-line voltage changes from 297 V to −297 V . The fundamental harmonic value of output line-to-line voltage is 84 Vrms at modulation index, Mi = 0.4. The RMS value of output currents are 0.97 Arms as well as THD of output currents are about 1%. Like ZEPWM strategy, we can see that the proposed SCVD-B 2 I under NSPWM strategy also produces bipolar output line-to-line voltage. As observed in Fig. 13 (e) , the output line-to-line voltage changes from 297V to −297V during interval time of sector 3. The fundamental harmonic value of output line-toline voltage is 189 Vrms at modulation index, Mi = 0.9. The RMS value of output currents are 2.18 Arms as well as THD of output currents are about 1.2%. The measured efficiency of proposed SCVD-B 2 I is around 97.4% at 710 W. From Fig. 14, we can see that the switching frequency of S a and S b under NSPWM strategy is higher than that under ZEPWM strategy and DPWM strategy. So, switching loss under NSPWM strategy is high. Fig. 15 shows experimental results of phase-A voltage and CMV under various PWM strategies. As indicated in Fig. 15 (a) and Fig. 15 (b) , the magnitude of the CMV of the proposed SCVD-B 2 I under DPWM strategy is equal to 100V, i.e., 33.3%V PN . As shown in Fig. 15 (b) , the CMV during powering modes is 50 V or 100 V , and the CMV during freewheeling mode is 0 V . The magnitude of CMV of the proposed SCVD-B 2 I under ZEPWM strategy is equal to 50V, i.e.,16.6%V PN . The CMV changes from 0V to 50V as highlighted in Fig. 15 (d) . The magnitude of common-mode voltage of the proposed SCVD-B 2 I under NSPWM strategy is equal to 50V, i.e.,16.6% V PN . Unlike ZEPWM strategy, as highlighted in Fig. 15 (f) , the CMV of proposed SCVD-B 2 I under NSPWM strategy changes from 50 V to 100 V . Fig. 16 shows the corresponding frequency spectrum of CMV of proposed SCVD-B 2 I under various PWM strategies. From Fig. 16 , we can see that the amplitudes of CMV at high frequency of proposed SCVD-B 2 I under DPWM strategy are higher than that of proposed SCVD-B 2 I under ZEPWM and NSPWM strategies.
VI. CONCLUSION
This paper has presented a modified three-phase two-level voltage source inverter topology for common-mode voltage reduction. By adding at dc side of the conventional threephase H-bridge inverter a SCVD network which includes two switches, two diodes, and two capacitors, the DC-link voltage of proposed inverter is double of input voltage. Therefore, the output voltage of the proposed SCVD-B 2 I can be higher than the input voltage. Like the previous works, the magnitude of common-mode voltage of the proposed SCVD-B 2 I under DPWM strategy is equal to 33.3% V PN . The common-mode voltage of the proposed SCVD-B 2 I under DPWM strategy changes from 0 to V PN /3 . Furthermore, for higher modulation index, NSPWM strategy can be utilized. The magnitude of common-mode voltage of the proposed SCVD-B 2 I under NSPWM strategy is only equal to 16.6% V PN . For lower modulation index, ZEPWM strategy can be utilized. Similar to NSPWM strategy, Under ZEPWM strategy, the magnitude of common-mode voltage of the proposed SCVD-B 2 I is also equal to 16.6% V PN . Mathematical analysis, operating principles, and simulation results using PLECS software are presented. Also, a comparison of the proposed three-phase two-level voltage source inverter with the conventional three-phase voltage source inverters are presented. A laboratory prototype based on a TMS320F280049 DSP is built to validate the performance of the proposed three-phase inverter topology. 
